-
- News
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssueOpportunities and Challenges
In this issue, our expert contributors discuss the many opportunities and challenges in the PCB design community, and what can be done to grow the numbers of PCB designers—and design instructors.
Embedded Design Techniques
Our expert contributors provide the knowledge this month that designers need to be aware of to make intelligent, educated decisions about embedded design. Many design and manufacturing hurdles can trip up designers who are new to this technology.
Manufacturing Know-how
For this issue, we asked our expert contributors to share their thoughts on the absolute “must-know” aspects of fab, assembly and test that all designers should understand. In the end, we’re all in this together.
- Articles
- Columns
Search Console
- Links
- Events
||| MENU - design007 Magazine
Design for Profitability: Avoiding Fabrication Issues and Minimizing Costly Revisions
July 31, 2013 | Mark Thompson, CID, Prototron CircuitsEstimated reading time: 1 minute
Note that I use the term “design for profitability,” or DFP, as opposed to any of the other acronyms such as DFM (design for manufacturability), DFT (design for test), or DFA (design for assembly). I’m taking this approach because it really all comes down to profit, doesn’t it?
Designers have the power to design profit into the board, or, conversely, inadvertently increase costs and remove profit from the PCB. In this article I am going to go over just a few of the challenges that fabricators routinely face and some typical solutions, especially solutions that can affect your bottom line.
I will start with DFM. Generally, this is the first stage for prototyping and DFM depends greatly on the capabilities of your chosen fab shop. Some designs are finished with autorouters after the critical traces have been hand-placed. It is at this point that unintended issues can arise between design and fab.
An example of this is same net-spacing violations where a track may “double back” near a surface mounted component, creating same-net spacing violations (Figure 1). Whereas the software does not see these as legit violations because they are same net, a fabricator knows that any features creating spaces below 0.003” can easily flake off at the image stage and create havoc elsewhere in the form of shorts. Edit time must be taken at the fab stage when these same-net spacing violations occur and the slivers eliminated. Some CAM software packages have a sliver fill option, but again this requires additional edit time at CAM.
Read the full article here.
Editor's Note: This article originally appeared in the March 2013 issue of The PCB Design Magazine.
Suggested Items
Elementary, Mr. Watson: Ensuring Design Integrity
03/28/2024 | John Watson -- Column: Elementary, Mr. WatsonBack in February, many of us watched the "Big Game." It reminded me of the saying, “It's not how you start that is important, but rather how you finish." It is perfectly okay when you are talking about sports, you get off to a bad first half and need to recover in the second half. However, when it comes to PCB design, this is not a good practice. If things start badly, they usually don't recover. They continue down that same path, costing more money and losing design time.
Arrow Electronics Launches Intelligent Vision Ecosystem
03/27/2024 | BUSINESS WIREArrow Electronics, Inc. is utilizing the onsemi Imager Access System (IAS) module standard for developing intelligent vision solutions for use in robotics, machine vision, commercial cameras and other uses.
Dymax Will Exhibit Light-Cure Solutions for Today’s Electronics at IPC APEX 2024
03/26/2024 | DymaxDymax, a leading manufacturer of rapid and light-curing materials and equipment, will exhibit at the IPC APEX EXPO 2024 in Anaheim, CA, April 9-11.
Synopsys Announces New AI-Driven EDA, IP and Systems Design Solutions At SNUG Silicon Valley
03/25/2024 | PRNewswireSynopsys, Inc. kicked off its annual flagship Synopsys User Group (SNUG) conference in Silicon Valley at the Santa Clara Convention Center with a keynote presentation by Synopsys president and CEO Sassine Ghazi. Ghazi discussed the unprecedented innovation opportunities and challenges that technology R&D teams face in this era of pervasive intelligence.
New North American Product Family Release from Smart Factory Design
03/22/2024 | Smart Factory DesignSmart Factory Design is pleased to announce a new system technology and supply chain model for providing Zero Liquid Discharge (ZLD) Wastewater Recycling Systems to the North American market. Smart Factory Design is an international public benefit company focused on environmental sustainability and autonomous processes for the Printed Circuit Board, IC Substrate, and General Metal Finishing industries.